

Crack Catcher AI – Enabling Smart Fracture Mechanics Approach for Damage Control in Thin Silicon Wafers for 3D Semiconductor Integrated Devices/Packages

Gabriel Preston^{1,2}, Greer Gonzolez^{1,2}, Andrea S. Karnyoto^{3,7}, Fitya S. Mozar³, Matthew M. Henry³, Mahmud Isnain^{3,8}, Kuncahyo S. Nugroho³, Henry Candra^{4,5}, Muhamad Doris^{4,5}, Dianing N. N. Putri^{4,5}, Tyas K Sari^{4,5}, Bens Pardamean^{3,7}, Endang Djuana^{4,5}, Derric Speaks¹, Arief S. Budiman^{1,2,6}

¹Oregon Renewable Energy Center (OREC), Oregon Institute of Technology (Oregon Tech), Klamath Falls, OR, 97601, USA

²Dept. of Manufacturing & Mechanical Eng. & Tech. (MMET), Oregon Institute of Technology, Klamath Falls, OR, 97601, USA

³Bioinformatics & Data Science Research Center (BDSRC), Bina Nusantara University, Jakarta, 11480, INDONESIA

⁴Center for Artificial Intelligence and Advanced Technology (CAPTIVATE), Universitas TRISAKTI, Jakarta, 11440, INDONESIA

⁵Department of Electrical Engineering, Faculty of Industrial Technology, Universitas TRISAKTI, Jakarta, 11440, INDONESIA

⁶Industrial Eng. Dept., BINUS Grad. Program – Master of Industrial Eng., Bina Nusantara University, Jakarta, 11480, INDONESIA

⁷Computer Sci. Dept., BINUS Grad. Program - Master of Computer Sci., Bina Nusantara University, Jakarta, 11480, INDONESIA

⁸Computer Science Department, School of Computer Science, Bina Nusantara University, Jakarta, 11480, INDONESIA

Corresponding: Arief S. Budiman (suriadi@alumni.stanford.edu)

Abstract— The importance of silicon cannot be undermined – in photovoltaics (PV) as well as in semiconductor industries. However, silicon is very brittle. Silicon cells/wafers crack easily during manufacturing assembly and/or during device operations. *Crack Catcher AI* uses novel smart fracture mechanics approach with Artificial Intelligence (AI) methodologies to predict and control crack/damage evolution in thin silicon cells/wafers. This is critical as semiconductor 3D integration technology calls for wafer-to-wafer bonding with utmost alignment accuracy and yield/reliability.

Index Terms– 3D Integrated Devices/Packages, Fracture Mechanics, Machine Learning Approaches, Silicon Crack

I. INTRODUCTION

Silicon is a crucial material in modern technology, particularly in its thin-layer geometry, including in semiconductor industry. Most recently, thin silicon wafers (less than 1 mm thickness) with large diameters (up to 300 mm or 12 inches) even need to be bonded wafer-to-wafer to enable 3D integration of microelectronics devices/packages. One of the key issues in Wafer-to-wafer bonding process is making sure the chips are all aligned within the specific target of Ultimate Bond Pad Pitch Target < 1 μm , with Pad to Pad Placement Accuracy (x, y) Target <10% of bonding pitch, for silicon semiconductor wafers as large as 300 mm and chiplet sizes as small as 2 x 2 mm [1].

Semiconductor wafers go through various thermal and mechanical processes during their Front-End and Back-End manufacturing sequence in the wafer fab. As a result, mechanical stress resides in the wafers, and especially in large wafers (300 mm diameter). The semiconductor industry has recognized this general issue and has used wafer curvature measurement techniques so far to manage stress due to

thermomechanical processes as well as the introduction of new thin film materials in the past 10-15 years or so. However, this wafer curvature technique is mostly effective for determining the global stress in the wafers. Wafer-to-wafer bonding requires highly precise alignment between chips on one wafer to the chips on the other wafer it is to be bonded on, as illustrated in Fig. 1. Global or overall mechanical stresses in large semiconductor wafers have already made this quite challenging, but whether all chips in the large wafer can be aligned within the specific targets depends also on the local stresses which vary from location to location in the wafers. Even very small strains, such as exemplified in Fig. 1, could lead to large misalignment in the wafer-to-wafer bonding. Furthermore, these local stresses can lead to surface microcracks on wafers (either top or bottom) and result in even larger misalignments.




Figure 1. Schematic illustration of Wafer-to-wafer bonding process and the key issue of misalignment due to local stresses in the large, thin silicon semiconductor wafers.

Our proposed solution is **Crack Catcher AI** – Smart Fracture Mechanics Approach in Thin Silicon Semiconductor Wafers for Enabling Wafer-to-wafer bonding in 3D Semiconductor Integrated Devices/Packages. It is about a local stress metrology tool that would allow rapid mapping of local stresses in a silicon semiconductor wafer which enables use in high volume manufacturing or packaging assembly environments. With the local stress map in each wafer, each potential misalignment on every chip on the wafer may be mapped and optimization of alignment process of each wafer in the Wafer-to-wafer bonding process both in X and Y directions may be done in fast, quantitative and with high confidence for the best results for manufacturing or packaging assembly yield. Our proposed technique for the local stress metrology is not based on the typical X-Ray Diffraction (XRD) or Raman methodology – in which case, rapid mapping of local stress has not been possible or practical. Our technique in the **Crack Catcher AI** method uses a laser system to detect local surface misorientations across the silicon wafer and correlate those to local stresses. Hence, the rapid mapping ability of the local stresses in a silicon semiconductor wafer.

Our collaborative team has developed the **Crack Catcher AI** methodology mostly for determining local stresses in the silicon solar cells which have led to propagation of cracks in the solar cells – one of the top 3, if not top 2, reliability issues in the industry. Cracks occur in the silicon cells even when they are already integrated within the solar panels and in operation in the fields. They propagate due to mechanical stress or loads from winds, snows or storms which happen in ordinary circumstances in the fields, especially in four-season countries, like the U.S.A. Over time, when these cracks propagate to many of the areas in a solar cell, power production from that cell degrades significantly, and eventually affects the performance of the overall solar panel. Hence, these cracks are defects that can compromise the efficiency (power production) and longevity (lifetime) of photovoltaic (PV) modules.

The **Crack Catcher AI** was our research joint collaboration's entry in the Department of Energy (DOE)'s American-Made Solar Innovation competition in 2022 (Round 6) which later was selected as the national semifinalists and won an award announced by DOE in December 2022 [2]. This system employs smart stress sensing and smart fracture prediction methods, integrating fundamental fracture mechanics with big data analytics to minimize cracks and enhance the durability of PV products. Smart Stress Sensing utilizes a laser-based curvature technique for rapid in-line stress measurement, while Smart Fracture Prediction applies AI for defect detection and yield improvement in PV production. While our study thus far has been primarily focused on monocrystalline silicon solar cells (for the applications of reliability improvement in the silicon solar PV industry), the principles and innovations discussed are also applicable to single crystal silicon semiconductor wafers. The present manuscript represents our efforts to apply the **Crack Catcher AI** methodology for enabling Wafer-to-wafer bonding process in the semiconductor industry. Much of the findings reported here are therefore mostly from the silicon solar cells, but we include our analysis on how they could enable chip alignment accuracy in the wafer-to-wafer bonding

scheme, as well as enhancing semiconductor manufacturing yield (by damage/defect control of semiconductor wafers) along with improving semiconductor product quality and reliability.

II. METHODOLOGIES

Silicon, especially in its most useful thin layer form, is inherently brittle and prone to cracking during the manufacturing of solar cells or semiconductor wafers. In the PV industry, these cracks are defects that can compromise the efficiency and longevity of PV modules. Silicon solar cells are becoming increasingly thinner as technology advances. One drawback of this trend is higher stress concentration during the manufacturing processes. This is resulting in deteriorating efficiencies and long-term reliability of the silicon solar cells. The **Crack Catcher AI** is using high-resolution laser techniques to achieve similar quantitative stress that is built on previous work using synchrotron X-ray microdiffraction [3,4], to map stress in silicon cells. A smart stress sensing tool for inline production, improving fracture prediction and manufacturing yield is in development by leveraging AI and data analytics. The present manuscript outlines two key systems: Smart Stress Sensing (using laser technology) and Smart Fracture Sensing and Prediction (utilizing AI), both aimed at enhancing the efficiency and cost-effectiveness of next-generation solar silicon PV technologies (as shown in Fig. 2).




Figure 2. Schematic illustration of optical (laser-based) inline metrology system and the data processing via BeagleBone and big data analysis by cloud computing machine algorithms. Reproduced with permission from Elsevier B.V [2].

The Smart Stress Sensing (SSS) System is based on high-resolution laser instrumentation and enabled by the local curvature technique (Stoney's equation) [3,4]. This technique is used to measure the local stress and map it as a function of position (X, Y) across the large silicon semiconductor wafer in high resolution (micron-scale), such as illustrated in Fig. 2. The principle of measuring local stress in a thin silicon plate form based on local curvature has been successfully demonstrated [2,5-7] on silicon solar cells, such as shown in Fig. 3. Moreover, stress determination based on local curvature (Stoney's equation) has been correlated with the stress determination based on synchrotron X-ray microdiffraction [5,6]. These are two different physics in measuring local stress in thin plate forms, and yet the results are correlated very well [6]. The mapping of local stress in a silicon semiconductor wafer using the local curvature method has not been demonstrated so far, but the scientific principles apply (both silicon solar cells and semiconductor wafers are on thin plate forms – where the Stoney's equation would apply, only different in thicknesses, solar cells are about 200 μm and semiconductor wafers are about 500-800 μm , and both

are made out of single crystal silicon materials with the laser essentially reflecting on the same surface). It is within the scope of this proposal to demonstrate the basic feasibility of the **SSS** system for silicon semiconductor wafers.

The Smart Fracture Sensing & Prediction (SFSP) System is based on AI (Artificial Intelligence) and big data analytics. This technique is used to detect and image defect/crack, map it as a function of position (X,Y) across the large silicon semiconductor wafer in high resolution (micron-scale) and predict the damage evolution or crack propagation based on AI and Machine Learning approaches, such as illustrated in Fig. 2. The basic principle of mapping and predicting the crack propagation has been successfully demonstrated [2] again on silicon solar cells. It is not yet done on silicon semiconductor wafers but again for similar reasons mentioned above (both are silicon single crystals on thin plate forms), the crack pattern prediction will be practically the same. On reference [2], we have demonstrated the ability of our **SFSP** system to predict the major directions ($\pm 45^\circ$) of crack propagation in the single crystal silicon solar cells, as shown in Fig. 4. However, since then, we have also extended our work on the **SFSP** system to include the classification, clustering, correlating and predicting the other crack propagation lines (minor crack propagation pattern) observed in silicon solar cells from various manufacturers occurring due to ordinary circumstances (default operational conditions in the fields like wind, snow or storm, not extraordinary circumstances like fires, hurricanes or typhoons). Our **SFSP** system has been successful in classifying, clustering and correlating them, which are the mandatory initial steps for eventually predicting them. We present our most recent findings with the **SFSP** system in the Section: SPSF's Ongoing Algorithm Development for Crack Prediction Beyond the Major Directions ($\pm 45^\circ$) later in the present manuscript. This work will be continued and extended to typical surface crack propagation patterns observed in the silicon semiconductor wafers in this proposed work.

In similar veins, many of our technical discussions in later sections of the present manuscript will be primarily based on our recent results with monocrystalline silicon solar cells, but they form the basis for our main argument in this proposal – that the **SSS** and the **SFSP** systems' abilities will be applicable for silicon semiconductor wafers, and when done on manufacturing/packaging floors, they can help enhance misalignment precision and process in wafer-to-wafer bonding scheme for the semiconductor packaging industry, and will improve semiconductor manufacturing/packaging yield and device/product lifetime and reliability assessment.

III. DATA/RESULTS

A. Smart Stress Sensing (SSS)

Silicon solar cells are becoming increasingly thinner as c-Si (crystalline silicon) solar photovoltaics (PV) technology advances. One drawback of this trend is higher stress concentration during the manufacturing processes. This is resulting in deteriorating efficiencies and long-term reliability of the silicon solar cells. This study is using high-resolution laser techniques to achieve similar quantitative stress that is built on previous work using synchrotron X-ray

microdiffraction [7,8], to map stress in silicon cells. A smart stress sensing tool for inline production, improving fracture prediction and manufacturing yield is in development by leveraging AI and data analytics.

Previous research using synchrotron X-ray microdiffraction (μ SXRD) effectively mapped stress and crack propensity in silicon solar cell assemblies, allowing for precise stress quantification in high-stress areas. The current study aims to use a new stress sensing technique that replaces synchrotron radiation with a high-resolution laser source, while maintaining similar quantitative capabilities. This innovative approach aims to provide a detailed examination of stress and its evolution during real-world operational processes of solar devices [2]. The **SSS** technique aims to extend existing wafer curvature measurement methodologies to enable localized stress assessments in solar cells, using a lab-based system with higher resolution specifications [2,3,9]. This approach allows for real-time stress measurements during manufacturing, facilitating faster innovation in cell design and architecture, particularly for ever larger silicon wafers and advanced 3D integration package designs.

Our latest **SSS** results are shown in Fig. 3, using the laser set up (not the synchrotron set up). Fig. 3(a) shows the experimental stress maps obtained from the laser measurement on areas around a metallization interconnect on the monocrystalline silicon cells. They show the high local stress concentration areas on the edges of the metal lines. Fig. 3(b) shows the simulation using FEA indicating good agreement to the experimental stress maps.




Figure 3. Comparison between (a) Experimental and (b) Simulation results in the monocrystalline silicon solar cell (unlaminated). The comparison suggests high degree of consistency in showing the high stress concentration areas (the stresses in X-direction (σ_x) and Y-direction (σ_y)) [2]. Reproduced with permission from Elsevier B.V [2].

B. Smart Fracture Sensing & Prediction (SFSP)

The development of SFSP system is designed for real-time data collection and analysis in high-volume c-Si photovoltaic manufacturing. The system integrates an inline curvature measurement tool that transmits processed data to a cloud infrastructure for advanced statistical analysis using artificial intelligence (AI), as shown in Fig. 2 [2]. This data can be used to create crack/defect maps of the cells, facilitating predictions of crack initiation and propagation through a combination of Finite Element Analysis (FEA) and AI algorithms.

The results of the **SFSP** experiments for predicting PV crack using the Long Short-Term Memory (LSTM) algorithm as a Time Series Regression Predictor are demonstrated in Fig. 4 below [2]. The image shows the crack's prediction results, which can be tracked into sequences of time. We compare our results with the actual condition of the PV crack picture, which is generated using a specific instrument developed in the laboratory to obtain a sequenced cracked PV over time. The results suggest that prediction can be made properly for a linear crack event in major directions ($\pm 45^\circ$ angles). The angle definition here uses the convention in solid mechanics [21] – in the Cartesian coordinate system, the +X direction is 0° and then the angle goes positive counter-clockwise (CCW), hence the +Y direction is $+90^\circ$, the -X is 180° and the -Y is 270° .

While results as shown in Fig. 4 have successfully predicted the major directions of crack propagation ($\pm 45^\circ$ angles), the complete crack propagation patterns as shown in Fig. 5 remain elusive [10-12]. In addition to the major directions ($\pm 45^\circ$ angles), cracks tend to branch to other random directions (not necessarily following crystallographic planes or directions) [12-19]. Our ongoing work on the **SFSP** system which will be discussed in the following section aims to train our algorithm based on large data sets of cell crack patterns and enable crack prediction, and hence damage control for enhancing manufacturing yield and product reliability. The Reinforcement Learning (RL) algorithm is infused with the physics associated with fracture mechanics and the material science/crystallography of the monocrystalline silicon cells.




Figure 4. The Crack Prediction result shows the capabilities to predict the future event of a crack in a silicon solar cell in the major directions ($\pm 45^\circ$ angles) compared to the actual condition (below) of a crack propagation in the cell [2]. Reproduced with permission from Elsevier B.V [2].

C. SPSF's Ongoing Algorithm Development for Crack Prediction Beyond the Major Directions ($\pm 45^\circ$)

In this work, we have conducted a preliminary extension by capturing repeated angle of cracks which are happening not totally in random but following crystallographic planes in this case for monocrystalline silicon PV cells. These repeated patterns are captured by two approaches, firstly by image processing (computer vision) approach supported by heuristics / hand-crafted rules (classical AI) for preprocessing and classification task (Fig. 6). The rules implemented are the

variation in angle of cracks according to first principles physics (crystallographic planes). The experiment was conducted on public dataset of PV crack cells [20]. The experiment results are shown in Figure 7. In these figures, the heuristic-based algorithm has marked all different crack lines and classify them by showing in different colour mark as different angle. The major angle are the ones shown in green which are the $\pm 45^\circ$. The other are different angles shown in blue and in orange which are happening in different frequencies (less frequent than the $\pm 45^\circ$).




Figure 5. Typical complex crack patterns in monocrystalline silicon solar cells – major directions ($\pm 45^\circ$ angles) with branches in multiple random directions [10-12]. Reproduced with permission from Elsevier B.V [2]




Figure 6. Heuristic-based (Classic AI) approach for detecting crack




Figure 7. Heuristic (Classic AI) experimental results.

In the second approach we have conducted a combination of object (crack) detection and classification task by machine learning approach utilizing deep learning architectures [22-25] for learning different kinds of crack patterns (angle) also based on the same public dataset of PV crack cells [20]. It follows machine learning methodology of training, validating and testing procedure to be able to generate the logic for detecting and classifying crack patterns which we have confirmed as in sync with results from first principles patterns. We use computer vision-based preprocessing utilizing OpenCV [26] framework which include filtering and thresholding and applying convex hull algorithm for identifying cell areas, this forms an image processing pipeline according to methodology provided in pvmage Phyton package [24,25]. As a following procedure to perform object (crack) detection, we use Yolo deep learning framework which is an extension of Convolutional Neural Network (CNN) architecture [27] and to perform classification we use Residual Network (Resnet) architecture (also on improved version of CNN) [28] according to methodology provided in pv-vision [22,23]. Both architectures are trained, validated and tested using the public dataset provided by the Duramat Consortium [20]. The preliminary results of these experiments are shown in Table 1 (with accuracy among the detected lines = 98.6%). This result indicates that 75.4% of all the crack lines belong to the angles ($\pm 45^\circ$, $\pm 6^\circ$ and $\pm 13^\circ$) that may be correlated with certain crystallographic planes of the single crystal silicon of the solar cell. This implies that crack propagates along certain preferred crystallographic planes at least 75.4% of the time, which has an important role in crack prediction. Whether the remaining 24.6% of time may be further predicted by deep learning methodology or they are completely random (statistically) in a time series model [29] remains our continued study for the SPSF system development.

Angles Detected	Frequency / Count	Total Frequency Detected	Total Frequency	Occurrence (Detected) (%)	Overall Occurrence (%)
$\pm 45^\circ$	166	278	310	59.7	53.5
$\pm 6^\circ$	35	278	310	12.6	11.3
$\pm 13^\circ$	33	278	310	11.9	10.6
$\pm 20^\circ$	14	278	310	5.0	4.5
$\pm 40^\circ$	8	278	310	2.9	2.6
$\pm 60^\circ$	8	278	310	2.9	2.6
$\pm 120^\circ$	7	278	310	2.5	2.3
$\pm 90^\circ$	3	278	310	1.1	1.0
$\pm 110^\circ$	3	278	310	1.1	1.0
$\pm 70^\circ$	1	278	310	0.4	0.3
Undetected	32	NA	310	NA	10.3

TABLE I. CRACK LINES DETECTION RESULTS USING OBJECT DETECTION BASED ON YOLO V3 AND RESNET 18 – REORDERED BY RANK

IV. DISCUSSION

The findings thus far as reported in the present manuscript have been primarily on silicon solar cells for the purpose of manufacturing yield enhancement as well as product reliability/quality improvement along with product warranty management which are of utmost importance for the solar PV industry. The **Crack Catcher AI** system (consisting of the two key components – the Smart Stress Sensing/SSS and the Smart Fracture Sensing & Prediction/SFSP systems, as shown in Fig. 2, could be further developed to be implemented as a pilot-line metrology tool that will be used in high-volume packaging assembly environments in semiconductor industry (specifically which involves wafer-to-wafer bonding in the 3D integration of packages/devices).

The SSS system could provide mapping capability of local stress in large silicon semiconductor wafers (300 mm) to determine adjustments needed to make sure super-critical alignment precision in the wafer-wafer bonding – the SSS system. As shown in Fig. 1, a mere strain of 0.005% in the silicon (certainly has been observed in typical semiconductor wafers even during back-end interconnect [30,31] or Through-Silicon Via (TSV) [32,33] processing) could lead to several microns of potential chip-to-chip misalignments, which will have detrimental effects on the chip performance. While the fundamental issue is stress, its existence in the silicon wafers in the semiconductor industry is inevitable due to the many thermomechanical recursions that the wafers must endure during the creation of the integrated circuits and their interconnection networks. This situation is of course further aggravated by the current trend of 3D integration with TSV for instance which makes the stress states in the silicon semiconductor wafers become even more complicated and 3D in nature (instead of just primarily 2D stress states in the older planar semiconductor technology generations). With the Wafer-to-wafer bonding, the stress maps provided by the SSS system would make the optimization of the alignment process between two wafers more quantified and thus could be done more systematically, faster and thus more effectively.

The SFSP system could provide the map of defect/crack and predict crack propagation in large wafers to allow quantitative prediction to be made to enhance manufacturing yield and device reliability. The silicon wafers in the semiconductor industry are typically much thicker (usually 500-800 microns) compared to the silicon solar cells (typically 150-250 microns), and that is the reason why through-thickness cracks were less observed in the semiconductor industry. Having said that, many surface cracks and damages (dents, scratches, etc.) were observed in semiconductor wafers and they might lead to issues ranging from manufacturing yield loss, assembly/packaging issues down the line to eventually product quality and reliability [34]. While the SFSP in the silicon solar cells has been used mostly for predicting crack propagation on the plane of the cells, its principles could be further extended to prevent propagation of the surface cracks in the semiconductor wafers through the thickness of the silicon wafers. The fracture mechanics and the silicon crystallography will be exactly the same. The AI code, especially when it comes to the rapid learning of how crack propagates in silicon single crystalline structure may be reused with minor modifications. In fact, it is more critical for the surface cracks in the semiconductor wafers, and hence the impact will be greater. Surface cracks in the silicon semiconductor wafers only have say 800 microns of the total thickness of the wafers – the much higher ratio between the crack size and the overall dimension of the product (in this case, the thickness of the wafers) creates much higher driving force for the crack to propagate through the thickness, which could lead easily to chip performance issues, if not its complete breakdown.

V. CONCLUSIONS

The **Crack Catcher AI (CCAI)** is a system that uses two key components. The first is a smart sensing technique that uses high resolution laser measurements to create a stress map of the silicon cell. The second component is an AI algorithm

to predict cracks and their growth using the data collected from the curvature measurements. Although primarily done for silicon solar PV in this study, these **CCAI** approaches could be critical for stress and crack damage control for silicon semiconductor device/package reliability, especially with the ever-increasing trends of 3D stacking/integration and wafer-scale bonding (wafer-to-wafer bonding) requiring ultimate accuracy, manufacturing yield and product reliability.

ACKNOWLEDGMENT

The authors gratefully acknowledge the collaboration BIOMED X NANO (Binus/Trisakti/OIT). G.P., G.G. and A.S.B. gratefully acknowledge the funding from Oregon Renewable Energy Center (OREC) under OREC2024/060/CRYE Grant.

REFERENCES

- [1] The Semiconductor Research Corporation (SRC). "Microelectronics and Advanced Packaging Technologies Roadmap." SRC MAPT. Accessed: Nov. 1, 2024. [Online.] Available: <https://srcmap.org/>
- [2] A.S. Budiman, D.N.N. Putri, H. Candia, E. Djuana, T.K. Sari, D.P.B. Aji, L.R. Putri, E. Sitepu, D. Speaks, and T. Pasang. "Crack Catcher AI – Enabling Smart Fracture Mechanics Approaches for Damage Control of Thin Silicon Cells or Wafers," *Solar Energy Mater. and Solar Cells*, vol. 273, Aug. 2024, Art. no. 112927.
- [3] S. Timoshenko, S.W. Krieger, *Theory of Plates and Shells*, 2nd ed. Singapore: McGraw-Hill, 1959.
- [4] K. Chen, N. Tamura N, W. Tang, M. Kunz, Y.C. Chou, K.N. Tu, and Y.S. Lai, "High precision thermal stress study on flip chips by synchrotron polychromatic X-ray microdiffraction," *Journal of Applied Physics*, vol. 107, no. 6, pp. 1–6, Mar. 2010, Art. no. 063502.
- [5] S. K. Tippabhotla, I. Radchenko, S.W.M. Ridhuan, G. Illya, V. Handara, M. Kunz, N. Tamura, A. Tay, and A.S. Budiman, "From Cells to Laminate: Probing and Modeling Residual Stress Evolution in Thin Silicon Photovoltaic Modules using Synchrotron X-ray Micro-Diffraction Experiments and Finite Element Simulations," *Progress In Photovoltaics*, vol. 25, no. 9, pp. 791-809, Sep. 2017.
- [6] S. K. Tippabhotla, "Curvature-based Stress Characterization of Encapsulated Crystalline Silicon Solar Cells," PhD. dissertation, Dept. Eng. Prod. Dev., Singapore Univ. Tech. and Des., Singapore, 2019.
- [7] S. K. Tippabhotla, W. J. R. Song, A.A.O. Tay and A.S. Budiman, "Effect of Encapsulants on the Thermomechanical Residual Stress in the Back-Contact Silicon Solar Cells of PV Modules – A Constrained Local Curvature Model," *Solar Energy*, vol. 182, pp.134-147, 2019.
- [8] S. K. Tippabhotla, N.Diesta, X.Zhang, S.Sridhara, C.Stan, N.Tamura, A.S. Budiman, Thermomechanical residual stress evaluation in multicrystalline silicon solar cells of photovoltaic modules with different encapsulation polymers using synchrotron X-ray microdiffraction, *Solar Energy Mater. & Solar Cells*. **193**, p. 387-402, **2019**
- [9] P.A. Flinn, "Principles and Applications of Wafer Curvature Techniques for Stress Measurements in Thin Films," *MRS Online Proceedings Library* vol. 130, pp. 41–51, Dec. 1988.
- [10] S. Chen, M. Liu, X. Hou, Z. Zhu, T. Wang, "Wafer map defect pattern detection method based on improved attention mechanism," *Expert Systems with Applications*, 230, Nov. 2023, Art. no. 120544.
- [11] The DuraMAT Consortium. "Probabilistic Predictive Models for Silicon PV Cell Crack Stress and Power Loss," DuraMAT Project. Accessed: Nov. 1, 2024. <https://www.duramat.org/projects/silicon-pv-probabilistic-predictive-models>
- [12] E. Cooper, B. Pierce, J. Braid., "Transfer learning for crack detection", Poster presented at NREL 2024 Photovoltaic Reliability Workshop, 27 Feb. 2024, poster no. 067 in Poster Proceedings [Online.] Available: <https://www.nrel.gov/docs/fy25osti/90585.pdf>
- [13] S. Pingel, Y. Zemen, O. Frank, T. Geipel, and J. Berghold, "Mechanical stability of solar cells within solar panel," in *Proc. 24th EUPVSEC*, Nov.2009, pp. 3459-3463,
- [14] S. Kajari-Schröder, I. Kunze, U. Eitner, M. Köntges, *Solar Energy Materials and Solar Cells*, vol. 95, no. 11, pp. 3054-3059, Nov. 2011.
- [15] M. Sander, B. Henke, H. Schwarz, S. Dietrich, M. Ebert, and J. Bagdahn, in *EUPVSEC Proc.*, Valencia, Spain, 2010, 3993-3997.
- [16] J.H. Wohlgenuth, D.W. Cunningham, N.V. Placer, G.J. Kelly, and A.M. Nguyen, "The effect of cell thickness on module reliability," in *Proc. 33rd IEEE PVSC*, 2008, pp. 1697-1700.
- [17] M. Kontges, I. Kunze, S. Kajari-Schroder, B. Breitenmoser, and B. Bjornekleit: "The risk of powerloss in crystalline silicon based photovoltaic modules due to micro-cracks," *Solar Energy Materials and Solar Cells*, vol. 95 no. 4, Apr. 2011 pp. 1131-1137
- [18] S. Dietrich, M. Sander, M. Pander, M. Ebert, in. *SPIE Proc. 8472 Reliability of PV Cells, Modules and Systems V*, 2012, 84720P.
- [19] M. Sander, S. Dietrich, M. Pander, M. Ebert, S. Thormann, J. Wendt, and J. Bagdahn. in *Proc. 27th EUPVSEC*, 2012, pp. 3188-3193.
- [20] X. Chen, T. Karin, C. Libby, M. Deceglie, P. Hacke, T. Silverman, A. Gabor, and A. Jain, "A Benchmark for Crack Segmentation in Electroluminescence Images", DuraMAT Consortium Dataset, doi: <https://doi.org/10.21948/1871275>, 2022.
- [21] R.C. Hibbeler, *Mechanics of Materials*, 8th ed., Prentice Hall, 2010.
- [22] X. Chen, T. Karin, and A. Jain, "Automated defect identification in electroluminescence images of solar modules," *Solar Energy*, vol. 242, pp. 20–29, Aug. 2022.
- [23] X. Chen, T. Karin, C. Libby, M. Deceglie, P. Hacke, T. Silverman, and A. Jain, "Automatic Crack Segmentation and Feature Extraction in Electroluminescence Images of Solar Modules," *IEEE Journal of Photovoltaics*, vol. 13, no. 3, May 2023, pp. 334 – 342.
- [24] A.M. Karimi et al. Automated Pipeline for PV Module Electroluminescence Image Processing and Degradation Feature Classification. *IEEE JPV*, vol 9, no. 5, Sep 2019, pp. 1324-1335.
- [25] A.M. Karimi et al., *PVimage: Package for PV image analysis and machine learning modeling*. Version 0.0. 4. (2020). SDLE Research Center, Case Western Reserve University, Cleveland, OH. Accessed: Nov. 1, 2024. [Online]. Available: <https://pypi.org/project/pvimage/>
- [26] Opensource Contribution, *The OpenCV Library*. Version 4.11.0. (2024). OpenCV Consortium. Accessed: Nov. 1, 2024. [Online]. Available: <https://github.com/opencv/opencv>
- [27] J. Redmon, S. Divvala, R. Girshick and A. Farhadi, "You Only Look Once: Unified, Real-Time Object Detection," In *Proc. 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR)*, Las Vegas, NV, USA, 2016, pp. 779-788, doi: 10.1109/CVPR.2016.91.
- [28] K. He, X. Zhang, S. Ren and J. Sun, "Deep Residual Learning for Image Recognition," In *Proc. 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR)*, Las Vegas, NV, USA, 2016, pp. 770-778, doi: 10.1109/CVPR.2016.90.
- [29] C. Han, H. Park, Y. Kim, and G. Gim, "Hybrid CNN-LSTM Based Time Series Data Prediction Model Study," In *Big Data, Cloud Computing, and Data Science Engineering*: Lee, R. (eds), 2023. Studies in Computational Intelligence, vol 1075. Springer.
- [30] A. S. Budiman, N. Tamura, B. C. Valek, K. Gadre, J. Maiz, R. Spolenak, W. D. Nix and J. R. Patel, "Crystal Plasticity in Cu Damascene Interconnect Lines Undergoing Electromigration As Revealed by Synchrotron X-Ray Microdiffraction,". *App. Phys. Lett.*, vol. 88, 2006, Art. no. 233515.
- [31] A. S. Budiman, P. R. Besser, C. S. Hau-Riege, A. Marathe, Y. -C. Joo, N. Tamura, J. R. Patel and W. D. Nix, "Electromigration-induced Plasticity: Texture Correlation and Implications for Reliability Assessment," *J. Electron. Mater.*, vol. 38, no. 3, pp. 379-391, 2009. (J.E.M. Editor's Choice Paper)
- [32] A.S. Budiman, H-A.-S. Shin, B.-J. Kim, S.-H. Hwang, H.-Y. Son, M.-S. Suh, Q.-H. Chung, K.-Y. Byun, N. Tamura, M. Kunz, and Y.-C. Joo, "Measurements of Stresses in Cu and Si around Through-Silicon Via by Synchrotron X-Ray Microdiffraction for 3-Dimensional Integrated Circuits," *Microelectron. Rel.* vol. 52, pp. 530-533, 2012.
- [33] I. Radchenko, S.K. Tippabhotla, N. Tamura and A.S. Budiman, "Probing Phase Transformations and Microstructural Evolutions at the Small Scales: Synchrotron X-ray Microdiffraction for Advanced Applications in 3D IC (Integrated Circuits) and Solar PV (Photovoltaic) Devices," *J. Electron. Mater.* vol. 45, no. 12, pp. 6222-6232, 2016.
- [34] A. Danilewsky, J. Wittge, K. Kiefl, D. Allen, P. McNally, J. Garagorri, M.R. Elizalde, T. Baumbach, and B.K. Tanner, "Crack propagation and fracture in silicon wafers under thermal stress," *Journal of applied crystallography*, vol. 46, no. 4, pp. 849-855, 2013.

Crack Catcher AI – Enabling Smart Fracture Mechanics Approach for Damage Control in Thin Silicon Wafers for 3D Semiconductor Integrated Devices/Packages

Gabriel Preston¹, Greer Gonzolez², Andrea S. Karnyoto², Fitya S. Mozar², Henri Chandra³, Muhamad Doris³, Bens Pardamean², Endang Djuana³, Derric Speaks¹, Arief S. Budiman¹

1. Oregon Renewable Energy Center (OREC), Oregon Institute of Technology (Oregon Tech), Klamath Falls, OR, 97601, USA
2. Bioinformatics & Data Science Research Center, BINUS University, Jakarta, 11480, INDONESIA
3. Department of Electrical Engineering, TRISAKTI University, Jakarta, 11440, INDONESIA

Introduction

Crack Catcher AI uses smart stress sensing and smart fracture sensing and prediction utilizing big data analytics to determine local stresses in the silicon solar cells which have led to propagation of cracks in the solar cells. This technology also applies to the semiconductor industry in wafer-to-wafer bonding process.

The poster outlines two key systems: **Smart Stress Sensing** (using laser technology) and **Smart Fracture Sensing and Prediction** (utilizing AI), both aimed at enhancing the efficiency and cost-effectiveness of next-generation silicon technologies (as shown in Fig. 1)




Fig. 1. Schematic illustration of optical (laser-based) inline metrology system and the data processing via BeagleBone and big data analysis by cloud computing machine algorithms.

Semiconductor Wafer Stress Mapping

Wafer-to-Wafer Bonding requires highly precise alignment between chips on one wafer to the chips on the other wafer it is to be bonded on, as illustrated in Fig. 2. Our proposed solution is **Crack Catcher AI – Smart Fracture Mechanics Approach in Thin Silicon Semiconductor Wafers for Enabling Wafer-to-Wafer Bonding in 3D Semiconductor Integrated Devices/Packages** which **uses** local stress metrology tool that would allow rapid mapping of local stresses in a silicon semiconductor wafer which enables use in high volume manufacturing or packaging assembly environments. With the local stress map in each wafer, each potential misalignment on every chip on the wafer may be mapped and optimization of alignment process of each wafer in the Wafer-to-Wafer Bonding process




Fig. 2. Schematic illustration of Wafer-to-Wafer Bonding process and the key issue of misalignment due to local stresses in the large, thin silicon semiconductor wafers

Smart Stress Sensing

The **Smart Stress Sensing (SSS)** System is based on the high-resolution laser instrumentation and enabled by the local curvature technique. This technique is used to measure the local stress and map it as a function of position (X,Y) across the large silicon semiconductor wafer in high resolution (micron-scale), such as illustrated in Fig. 1.

The typical system measures wafer curvature by monitoring the deflection of parallel beams of laser (due to surface tilt or misorientation) and mapping would be enabled by high precision, servo motor controlled x-y stage as seen in Fig. 3.




Fig. 3. Schematic of the fast waver curvature measurement using laser methodology.

Our latest SSS results are shown in Fig. 4, using the laser set up (not the synchrotron set up). Fig. 4(a) shows the experimental stress maps obtained from the laser measurement on areas around a metallization interconnect on the monocrystalline silicon cells. They show the high local stress concentration areas on the edges of the metal lines. Fig. 4(b) shows the simulation using FEA indicating good agreement to the experimental stress maps.




Fig.4. Comparison between (a) Experimental and (b) Simulation results in the monocrystalline silicon solar cell (unlaminated). The comparison suggests high degree of consistency in showing the high stress concentration areas (the stresses in X-direction (s_x) and Y-direction (s_y)).

Smart Fracture Sensing & Prediction

The Smart Fracture Sensing & Prediction (SFSP) System is based on AI (Artificial Intelligence) and big data analytics. This technique is used to detect and image defect/crack, map it as a function of position (X,Y) across the large silicon semiconductor wafer in high resolution (micron-scale) and predict the damage evolution or crack propagation based on AI and Machine Learning approaches, such as illustrated in Fig. 1.

The experiment results are shown in Figure 5. In these figures, the heuristic-based algorithm has marked all different crack lines and classify them by showing in different colour mark as different angle. The major angle are the ones shown in green which are the +/-45°. The other are different angles shown in blue and in orange which are happening in different frequencies (less frequent than the +/-45°).




Fig. 5. Heuristic (Classic AI) experimental results.

Using a public dataset, the SFSP program indicates that 75.4% of all the crack lines belong to the angles (+/- 45°, +/- 6° and +/- 13°) that may be correlated with certain crystallographic planes of the single crystal silicon of the solar cell as shown in Table 1. This implies that crack propagates along certain preferred crystallographic planes at least 75.4% of the time, which has important role in crack prediction.

Angles Detected	Frequency / Count	Total Frequency Detected	Total Frequency	Occurrence (Detected) (%)	Overall Occurrence (%)
+/- 45°	166	278	310	59.7	53.5
+/- 6°	35	278	310	12.6	11.3
+/- 13°	33	278	310	11.9	10.6
+/- 20°	14	278	310	5.0	4.5
+/- 40°	8	278	310	2.9	2.6
+ 60°	8	278	310	2.9	2.6
+ 120°	7	278	310	2.5	2.3
+ 90	3	278	310	1.1	1.0
+ 110°	3	278	310	1.1	1.0
+ 70°	1	278	310	0.4	0.3
Undetected	32	NA	310	NA	10.3

Table 1 Crack Lines Detection Results using Object Detection based on YOLO v3 and ResNet 18 – Reordered By Rank

Conclusion

The Crack Catcher AI (CCAI) is a system that uses two key components. The first is a smart sensing technique that uses high resolution laser measurements to create a stress map of the silicon cell. The second component is an AI algorithm to predict cracks and their growth using the data collected from the curvature measurements. Although primarily done for silicon solar PV in this study, these CCAI approaches could be critical for stress and damage control for silicon semiconductor device/package reliability, especially with the ever-increasing trends of 3D stacking/integration and wafer-scale bonding (wafer-to-wafer bonding) requiring ultimate accuracy, manufacturing yield and product reliability.

P48.PK - Crack Catcher AI – Enabling Smart Fracture Mechanics Approach for Damage Control in Thin Silicon Wafers for 3D Semiconductor Integrated Devices/Packages

ABSTRACT

The importance of silicon cannot be undermined – in photovoltaics (PV) as well as in semiconductor industries. However, silicon is very brittle. Silicon cells/wafers crack easily during manufacturing assembly and/or during device operations. *Crack Catcher AI* uses novel smart fracture mechanics approach with Artificial Intelligence (AI) methodologies to predict and control crack/damage evolution in thin silicon cells/wafers. This is critical as semiconductor 3D integration technology calls for wafer-to-wafer bonding with utmost alignment accuracy and yield/reliability.

PRESENTED BY

Gabriel Preston

Oregon Institute of Technology - (🇺🇸 United States)

Gabriel Preston is a student at Oregon Institute of Technology studying mechanical and manufacturing engineering and a Research Assistant at OREC (Oregon Renewable Energy Center). He has been on the research team at Crack Catcher AI (CCAI) under Prof. Arief Budiman's leadership since March of 2023 where he helps perform tests and stress calculations and analyses. He enjoys the hands on experience that this project and OIT has provided as a research student and research assistant in OREC. Gabriel is looking forward to a career that challenges his knowledge on materials, design and stress analysis.

AUTHORS

1. Gabriel Preston (🇺🇸 United States) ¹
2. Greer Gonzalez (🇺🇸 United States) ¹
3. andrea stevens karnyoto (🇮🇩 Indonesia) ²
4. Fitya Mozar (🇮🇩 Indonesia) ²
5. Endang Djuana (🇮🇩 Indonesia) ³
6. Henry Candra (🇮🇩 Indonesia) ³
7. Dianing Novita Nurmala Putri (🇮🇩 Indonesia) ⁴
8. Bens Pardamean (🇮🇩 Indonesia) ²
9. Derrick Speaks (🇺🇸 United States) ⁵
10. Arief Budiman (🇺🇸 United States) ¹

1. Oregon Institute of Technology, 2. BDSRC, BINUS University, 3. CAPTIVATE, Institution of Research and Community Services, Universitas Trisakti, 4. Department of Electrical Engineering, Universitas Trisakti, 5. Arizona State University

MORE IN THIS SESSION

Poster : Poster

Joint Poster Reception

6:00pm - 9:00pm

Wednesday, 2 April 2025

View Session

